

F I G. 1




FIG. 2A

```
wire [7:0] A,B,Y;  
wire sel;  
...  
assign Y = (sel==1'b1)?A+B:A;
```

FIG. 2B

signal	file	line
A[7:0]	design1.v	50
B[7:0]	design1.v	60
Y[7:0]	design1.v	70
sel	design1.v	65

FIG. 2C




FIG. 3




FIG. 4A

Module xxx
Area : 10000
Max Delay 10.5

FIG. 4B

from	to	delay
block1/rega	block2/regb	9.4
block2/regb	block2/regc	5.6
block2/regc	block3/regd	10.4

FIG. 4C




FIG. 4D

```

always @(A or B or C or D) begin
  if (D==1'b0) begin
    Y=A + B;
  end
  else begin
    Y=A + C;
  end
end

```

FIG. 5A

```
always@(A or B or C or D) begin
  if (D==1'b0) begin
    Y=A + B;
  end
  else begin
    Y=A + C;
  end
end
```

FIG. 5B




FIG. 5C

Signal	arrival
A	3.5
B	2.6
C	2.8
D	2.0
Y	9.6

FIG. 5D

Signal	arrival
A	3.5
B	2.6
C	2.8
D	4.0
Y	9.6

FIG. 6A

```
always@(A or B or C or D) begin
  if (D==1'b0) begin
    Z=B;
  end
  else begin
    Z=C;
  end
  Y=A+Z;
end
```

FIG. 6B




FIG. 6C

Signal	arrival
A	3.5
B	2.6
C	2.8
D	2.0
Y	8.9

FIG. 6D

Signal	arrival
A	3.5
B	2.6
C	2.8
D	4.0
Y	10.1

F I G. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11A




FIG. 11B

